



H61H2-TAIO

Rev : B

ECS CONFIDENTIAL

TABLE OF CONTENTS

Page	Index
1	Cover Page
2	Block Diagram
3	GPIO Function Map
4	CPU - DMI/FDI/PEG
5	CPU - MISC
6	CPU - DDR3
7	CPU - PWRC,CPU_RST_L
8	CPU - GND
9	DDR3 - CHA SO-DIMM0
10	DDR3 - CHB SO-DIMM0
11	DDR3 - VREF/VGA CONN
12	PCH - DMI/PCH-PE/USB
13	PCH - SATA, SATA CONN
14	PCH - MISC, Strap Function
15	PCH - CLK IO
16	PCH - FDI,CLR_CMOS,ROM,SMbus
17	PCH - DP/VGA
18	PCH - PWR
19	PCH - GND
20	LAN(RTL8105E/8111E)
21	IT8772E-EX
22	ALC662/HDR
23	AUDIO Amplifier
24	USB - PWR&CONN&HDR
25	LPC Device/FAN/F_PANEL


Page	Index
26	MXM 3.0
27	DP701-1
28	DP701-2
29	LVDS,VGA IN
30	COM PORT/LAN CONN
31	DC/DC 3VDUAL//Deep Sleep
32	DC/DC V1P05_PCH,ME/V1P8_SFR
33	DC/DC VDIMM/DDR_VTT/5VDUAL
34	DC/DC VCCSA, ATXPWR
35	DC/DC V_CPUVTT
36	DC/DC VCORE/VAXG I
37	DC/DC VCORE/VAXG II
38	DC/DC 12V/5VSB/3VSB
39	DC/DC 19V/VCC/VCC3
40	MINI PCIE(TV &WLAN)
41	RTS5139
42	XDP
43	104 & STRAPPING
44	Clock Distribution
45	Power Delivery
46	PWR Sequence,RST Diagram

REVISION HISTORY:

Rev	Date	Notes
V.A	2011/07/19	Base on MRS H61H2-TAIO V:1.1
V.B	2011/10/12	Base on MRS H61H2-TAIO V:1.4
	2011/10/12	1. F_PANEL1 & F_PANEL2 Change Pin-define(inverse)
		2. Port D(DP) change to Port C(DP)
		3. PWM IC Change to NCP6153

Note:

design by
428971_428971_Sugar_Bay_and_BromolowWS_PDG_Rev2_0.pdf
443554_443554_Intel_6_Series_C200_Series_Chipset_EDS_rev2_1

 Elitegroup Computer Systems		
Title: Cover Page		
Size: Custom	Document Number: H61H2-TAIO	Rev: B
Date: Friday, October 14, 2011	Sheet: 1	of 46

PCB:229.9x190.3;6 layers

Signal
Power
Signal
Signal
Gnd
Signal

MXM 3.0

PCIE X16

Sandy
Bridge

Desktop Processor
Socket H2

DDR3 Channel A

DDR3 Channel B

SO-DIMM(DDR3)
1333MHz/1066MHz
Total Max 8GB

Panel Button

Power VOL DOWN VOL UP Bright DOWN Bright UP Mode

VGA in

SCALER
DP701

LVDs

Panel

Wireless LAN

TV Tuner

SATA

RJ-45 CONN

Realtek

RTL8111E_VL

H61

Cougar
Point

Chipset

HD AUDIO

ALC662_VD

Side I/O
Line Out
Mic In

Rear I/O
Line Out

Audio Amplifie
ALC113-GR

Speak R
5W

Speak L
5W

Rear I/O
USB 4Port

Side I/O
USB 2 Poet

Web cam+MIC

RTS5139
Card reader

Touch screen

RF 2.4G

USB

LPC

Super I/O
IT8772

SPI ROM
32 M

Rear IO



Elitegroup Computer Systems

Title
Block Diagram

Size Custom Document Number H61H2-TAIO Rev B

Date: Thursday, October 13, 2011 Sheet 2 of 46

Feature Set	SKU Name					
	Q67	Q65	B65	H67	P67	H61
PCI Express* 2.0 Ports	8	8	8	8	8	6
PCI Interface	Yes	Yes	Yes	No	No	No
USB 2.0 Ports	14	14	12 ⁵	14	14	10 ⁷
SATA Ports (3.0 Gb/s & 1.5 Gb/s only)	4	5	5	4	4	4
SATA Ports (6.0 Gb/s & 3.0 Gb/s & 1.5 Gb/s)	2 ⁴	1 ⁵	1 ⁵	2 ⁴	2 ⁴	0 ⁸

4. SATA 6 Gb/s support on Port 0 and Port 1. SATA Ports also Support 1.5 Gb/s and 3.0 Gb/s.
5. SATA 6 Gb/s support on Port 0 only. SATA Port also Support 1.5 Gb/s and 3.0 Gb/s.
6. USB ports 6 and 7 are disable.
7. USB ports 6, 7, 12 and 13 are disabled
8. SATA Ports 2 and Port 3 are disabled

PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO1	VCC3	DP701_ACK(SCALER)	GPI
GPIO2	VCC3	PCH_VOL_P	GPI
GPIO3	VCC3	PCH_VOL_N	GPI
GPIO4	VCC3	ALERT(MXM)	GPI
GPIO5	VCC3	OVERT(MXM)	GPI
GPIO6	VCC3	DP701_IRQ(SCALER)	GPI
GPIO7	VCC3	SPI_WP0_L(BIOS_WP)	GPI
GPIO9	3VSB	USB_OC_L5	Native
GPIO10	3VSB	USB_OC_L6	Native
GPIO13	3VSB	LPC_PME_L	GPI
GPIO14	3VSB	USB_OC_L7	Native
GPIO15	3VSB	TLS_EN	GPO
GPIO24	3VSB	PCH_SKTOCC_L	GPO
GPIO27	3VSB	LCD_SEL1	GPI
GPIO31	3VSB	LCD_SEL2	GPI
GPIO32	VCC3	WP_GPIO1	GPO
GPIO33	VCC3	WP_GPIO2	GPO
GPIO40	3VSB	USB_OC_L1	Native
GPIO41	3VSB	USB_OC_L2	Native
GPIO42	3VSB	USB_OC_L3	Native
GPIO43	3VSB	USB_OC_L4	Native
GPIO49	VCC3	WLAN_DIS	GPI
GPIO57	3VSB	LCD_SEL3	GPI
GPIO59	3VSB	USB_OC_L0	Native



SIO-GPIO function


Pin Name	Power Well	Usage	Default Status
GP22	3VSB	Power LED	
GP23	3VSB	Power LED	

PCH-INT Function


Function	INT Port	PCIE_X1 Port	Chipset
LAN Ethernet Controller	INT A#	PE_TX/RX_5	RTL8111E-VL
SATA Controller	INT B#	N/A	H61(COUGARPOINT)
Wireless	INT C#	PE_TX/RX_3	Mini PCIE

www.aitech1.ru







DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC 1SF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP




36 VR_SVID_CK
36 VR_SVID_DATAOUT
36 VR_SVID_ALERT_L




Power Down Sequencing Circuit

Pcpu





Place Pcpu in Socket Cavity.



BALLMAP_REV=1.4

5 OF 10
SKT_H2_CRB




CFG	H	L	DESCRIPTION
0	reserved	reserved	reserved
1	reserved	reserved	reserved
2	NORMAL	REVERSE	PEGLANE REVERSAL[0] X16
3	reserved	reserved	reserved
4	reserved	reserved	reserved
5	*	*	PEOFGSEL[0]
6	*	*	PEOFGSEL[1]
7	reserved	reserved	reserved
8	reserved	reserved	reserved
9	reserved	reserved	reserved
10	reserved	reserved	reserved
11	reserved	reserved	reserved
12	reserved	reserved	reserved
13	reserved	reserved	reserved
14	reserved	reserved	reserved
15	reserved	reserved	reserved

CFG_[0..17] HAVE INTERNAL PULL-UPS


PCIE CONFIG	SELO	SEL1
1 X 16	1	1
2 X 8	0	1

CFG[5:6]:
11=DEFAULT X16,
01=2X8,
10=RESERVED,
00=X8,X4,X4






DDR3 CH.A

9,10 DDR3_DRAMRST_L << DDR3_DRAMRST_L




DDR3 CH.B





SKT_H2_CRB

DDR_0
3 OF 10

DDR3 CH.A






BALLMAP_REV=1.4



Pay Attention to This Part!

CPU1D



SKT_H2_CRB

DDR_1
4 OF 10


DDR3 CH.B



MAX 112A


1.05V/1.00V
MAX 8.5A1.5V
MAX 4.5A

MAX 35A



6 OF 10

SKT_H2_CRB

0.925V/0.85V
MAX 8.8A

+V_SA

1.8V


MAX 1A

+V_1P8_SFR


POWER
7 OF 10

SKT_H2_CRB

PLACE ALL 0805 CAPS INSIDE CPU SOCKET CAVITY, TOP-SIDE.Total:30PCS.




www.aitech1.ru




8 OF 10

SKT_H2_CRB


PLACE NEAR SKT EDGE
OUTSIDE CAVITY.

PLACE ALL 0805 CAPS INSIDE CPU SOCKET CAVITY, BOTTOM-SIDE.Total:25PCS.





Elitegroup Computer Systems


Title			CPU - PWR
Size	Document Number	H61H2-TAIO	
Custom			Rev B
Date:	Thursday, October 13, 2011	Sheet	7 of 46




www.aitech1.ru









DIMM_VREF_CA Circuit







Layout Note:
All parts close to DDR3 slots.



DIMM_VREF_DQ Control Circuit










Mini_PCIe_Wireless
Mini PCIe_TV Tuner
Giga Lan Controller

H61 disabled
PCIe*1 port 7/8


2 OF 12









www.aitech1.ru






Digital Ports Enable and Disable Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Digital Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Digital Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect
Digital Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor	No Connect










	Status	Yellow	Gm/Org
	No Link	Off	Off
	S3/S4/S5	Off	Off
	10M, inactive	Off	Off
	10M, active		Off
	100M, inactive	Off	
	100M, active		
	1G, inactive	Off	
	1G, active		
	Blinking		





The diagrams show the following connections:

- RK (RJ7 10K-04(2-3)):** Pin 1 is connected to +VDD33, pin 2 to SMBDATA, and pin 3 to GND.
- RL (R349 1K-04-O):** Pin 1 is connected to SMBCLK, and pin 2 is connected to +VDD33.
- RM (R319 1K-04):** Pin 1 is connected to LAN_GPO, and pin 2 is connected to +VDD33.

























TO COM PORT







Power-On Strapping

	Symbol	Value	Description
JP1 Pin-23	DSW_EUP_SEL	1 *	EUP(default)
		0	DSW
JP2 Pin-57	WDT_EN	1 *	Disable WDT to reset PWROK(default)
		0	Enable WDT to reset PWROK
JP3 Pin-59	FAN_CTL_SEL	1 *	EC Index 6Bh/73h default = 80h
		0	EC Index 6Bh/73h default = 00h
JP4 Pin-61	K8PWR_EN	1 *	Disable K8 Power Sequence(default)
		0	Enable K8 Power Sequence

















USB POWER CIRCUIT





REAR 4 PORTS ON SINGLE USB CONN.



FRONT SIDE 2 PORTS ON SINGLE USB CONN.



uP7536 Enable use	Level shift	RJA	RJB	S4/S5 USB_5V_DUAL	Customer
VDIMM	N A	0ohm (1-2)	N A	0 Volt	Lenovo
VDIMM level shift (3.3V)	Stuff	0ohm (2-3)	N A	0 Volt	S4/S5 w/o USB_5V_DUAL



Elitegroup Computer Systems


USB - PWR/CONN/HDR



Document Number: **H61H2-TAIO**






Date: Thursday, October 13, 2011

Sheet 24 of 46

















LCD_PANEL Jumper:


LCD_SEL3	LCD_SEL2	LCD_SEL1	PANEL
0	0	0	PANEL 1
0	0	1	PANEL 2
0	1	0	PANEL 3
0	1	1	PANEL 4
1	0	0	PANEL 5
1	0	1	PANEL 6
1	1	0	PANEL 7
1	1	1	PANEL 8








Power Name	Current
4 Slots	0.375 X4 = 1.5A
LAN	16m + 49m = 65mA
PCH	123mA
	50mA
EPW	16mA
SPI	mA
SIO	mA
Total Current	+ 1.754 A




RSMRST Reserve Circuit

```
V1.05_ME connect to V1.05_PCH
1.05V
MAX 1.8A
```



V1P8_SFR(1.6A max)



VDIMM



Layout Note:
SMVTTcf close to U39 Pin4.
SMVTTcg are between Channel A & B.
SMVTTCh are between Channel A & CPU.





Elitegroup Computer Systems

Title	DC/DC VDIMM/DDR_VTT/5VDUAL
-------	----------------------------

Size	Document Number	H61H2-TAIO
Custom		

Date: Thursday, October 13, 2011 Sheet 33 of 46

VCCSA voltage selection	
VID	+V_SA
0	0.925V
1	0.85V



VCCIO voltage selection	
VTT_SEL	V_CPUVTT
low	1V
high	1.05V




Vout計算公式 Where:

- V_{SRFF} is the buffered V_{RFF} reference voltage

VID STATE		RESULT		
VID1	VID0	CLOSE	V _{SREF}	V _{OUT}
1	1	SW0	V _{SET1}	V _{OUT1}
1	0	SW1	V _{SET2}	V _{OUT2}
0	1	SW2	V _{SET3}	V _{OUT3}
0	0	SW3	V _{SET4}	V _{OUT4}

The ISL95870B V_{SET4} setpoint is written as Equation 24:


$$V_{SET4} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2} + R_{SET3}}{R_{SET4}} \right) \quad (\text{EQ. 24})$$


Note

- ```


1. Rocset = Iout*DCR/Iocset ; Iocset = 10uA
 If DCR = 2m ; Iout = 20A, Rocset = 20A*1m/10uA --> Rocset = 2K
2. Csen = L/Rocset*DCR
 If DCR = 2m ; L = 1u, Csen = 1u/2K*1m --> Csen = 0.5U

```








- 37 PWM1
- 37 ISEN1+
- 37 ISEN1-
- 37 PWM2
- 37 ISEN2+
- 37 ISEN2-
- 37 PWM3
- 37 ISEN3+
- 37 ISEN3-
- 37 PWMS
- 37 ISENS+
- 37 ISENS-
- 5 VR\_HOT\_L
- 37 DRV\_ON

VR\_HOT\_L  
DRV\_ON




| PWM ADDRESS    |                             |                            |
|----------------|-----------------------------|----------------------------|
| RESISTOR VALUE | SVID ADDRESS FOR VCORE RAIL | SVID ADDRESS FOR V_GT RAIL |
| 10K            | 0000                        | 0001                       |
| 25K            | 0010                        | 0011                       |
| 45K            | 0100                        | 0101                       |
| 70K            | 0110                        | 0111                       |
| 95K            | 1000                        | 1001                       |
| 125K           | 1010                        | 1011                       |
| 165K           | 1100                        | 1101                       |


| BOOT VOLTAGE   |              |
|----------------|--------------|
| RESISTOR VALUE | BOOT VOLTAGE |
| 10K            | 0V           |
| 25K            | 0.9V         |
| 45K            | 1V           |
| 70K            | 1.1V         |
| 95K            | 1.2V         |
| 125K           | 1.35V        |
| 165K           | 1.5V         |









08-413-684092  
POWER IND.0.68uH.20%.15A.5.5m OHM....  
SMD.7.3\*6.8\*3mm.WSRPG0603-R68M-L....  
LEAD-FREE(RoHS).MAGIC















MINI PCI\_E\_WIRELESS



MINI PCI\_E\_TV




www.aitech1.ru




RTS5139 Clock H/W Setting table

| Location | CLK_MODE0 | CLK_MODE1 | Remark                           |
|----------|-----------|-----------|----------------------------------|
| 12MHz    | Pull-high | Pull-high | For crystal only                 |
| 24MHz    | Pull-high | Floating  | From chipset or clock generator. |
| 48MHz    | Floating  | Floating  | From chipset or clock generator. |



www.aitech1.ru



PCH Strap Pin

| Pin Name         | Usage                                            | Default Status                                                                                       |
|------------------|--------------------------------------------------|------------------------------------------------------------------------------------------------------|
| SPKR             | No Reboot                                        | 20K internal pull-down · No Reboot Mode with TCO Disabled:                                           |
| INIT3_3V#        | Reserved                                         | 20K internal pull-up · intend for Firmware Hub.                                                      |
| GNT[3]#/GPIO[55] | Disable Top-Block Swap                           | 20K internal pull-up · “topblock swap” mode Disable                                                  |
| INTVRMEN         | Enable Integrated 1.05V VRM                      | Need External Pull-up · Integrated 1.05V VRM Enable                                                  |
| GNT1# /GPIO51    | Boot BIOS Strap bit [1] BBS[1]                   | 20K internal pull-up · The default flash selection is the SPI flash.All                              |
| SATA1GP / GPIO19 | Boot BIOS Strap bit[0] BBS[0]                    | 20K internal pull-up · The default flash selection is the SPI flash.All                              |
| HDA_SDO          | Flash Descriptor Security Override/ ME           | Internal pull-down. The security measures defined in the Flash Descriptor will be in effect(default) |
| DF_TVS           | Enable DMI termination voltage                   | This signal has a weak internal pull-down.                                                           |
| GPIO28           | Eable On-Die PLL Voltage Regulator               | The On-Die PLL voltage regulator is enabled                                                          |
| HDA_SYNC         | On-Die PLL Voltage Regulator Voltage Select 1.8V | 20K internal pull-down.On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low. |
| GPIO15           | Enable TLS Confidentiality                       | Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality.  |

Boot Device Select:

| BOOT DEVICE | GNT1_L | GPIO19 |
|-------------|--------|--------|
| LPC         | 0      | 0      |
| PCI         | 1      | 0      |
| SPI         | 1      | 1      |

Disable ME Jumper:

| MODE       | CLR_RTC |
|------------|---------|
| Normal     | 1-2     |
| Disable ME | 2-3     |

HDA\_SDOUT\_R (internal PD)

CLEAR CMOS Jumper:

| MODE       | CLR_CMOS |
|------------|----------|
| NORMAL     | 1-2      |
| CLEAR CMOS | 2-3      |

Power-On Strapping

|               | Symbol      | Value | Description                         |
|---------------|-------------|-------|-------------------------------------|
| JP1<br>Pin-23 | DSW_EUP_SEL | 1 *   | EUP(default)                        |
|               |             | 0     | DSW                                 |
| JP2<br>Pin-57 | WDT_EN      | 1     | Disable WDT to reset PWROK(default) |
|               |             | 0 *   | Enable WDT to reset PWROK           |
| JP3<br>Pin-59 | FAN_CTL_SEL | 1 *   | EC Index 6Bh/73h default = 80h      |
|               |             | 0     | EC Index 6Bh/73h default = 00h      |
| JP4<br>Pin-61 | K8PWR_EN    | 1 *   | Disable K8 Power Sequence(default)  |
|               |             | 0     | Enable K8 Power Sequence            |


| CFG | H        | L        | DESCRIPTION              |
|-----|----------|----------|--------------------------|
| 0   | reserved | reserved | reserved                 |
| 1   | reserved | reserved | reserved                 |
| 2   | NORMAL   | REVERSE  | PEGLANE REVERSAL[0], X16 |
| 3   | reserved | reserved | reserved                 |
| 4   | reserved | reserved | reserved                 |
| 5   | *        | *        | PEOFGSEL[0]              |
| 6   | *        | *        | PEOFGSEL[1]              |
| 7   | reserved | reserved | reserved                 |
| 8   | reserved | reserved | reserved                 |
| 9   | reserved | reserved | reserved                 |
| 10  | reserved | reserved | reserved                 |
| 11  | reserved | reserved | reserved                 |
| 12  | reserved | reserved | reserved                 |
| 13  | reserved | reserved | reserved                 |
| 14  | reserved | reserved | reserved                 |
| 15  | reserved | reserved | reserved                 |

CFG\_[0..17] HAVE INTERNAL PULL-UPS



| PCIE CONFIG | SEL0 | SEL1 |
|-------------|------|------|
| 1 X 16      | 1    | 1    |
| 2 X 8       | 0    | 1    |

CFG[5:6]:  
11=DEFAULT X16,  
01=2X8,  
10=RESERVED,  
00=X8,X4,X4

11-018-115122  
SOCKET.CPU..LGA 1156P SMD..15u...BLACK.ACA-ZIF-096-P01...HF.LEAD-FREE.LOTES  
20-800-004611  
SUBASSY.STEEL....LGA 1156P.....W/BACK PLATE.ACA-ZIF-082-K01....LEAD-FREE(RoHS).LOTES



PCH heatsink P/N:  
20-120-014520  
20-120-014511  
20-120-014512





**NOTE:**

Sugar Bay Platform has two clock mode:

1.Integrated Clock Mode (Generate by PCH)

2.Buffer Through Mode (Generate by Clock Gen.)

If we choose Integrated Clock Mode, we should unstuff Clock Gen. circuit.

Please refer to

Page.12 PCH - DMI/PCI/PE/USB for CLK IN PD

Page.13 PCH - SATA, SATA CONN for CLK IN PD

Page.14 PCH - MISC, F/W Strap

Page.15 PCH - CLK IO, CKG - CV184 for Option

